

LZ95G55

Single-Chip Driver LSI for CCD

DESCRIPTION


The LZ95G55 is a CMOS single chip driver LSI which provides timing pulses used to drive a CCD area sensor, and generates synchronous pulses for TV signals and processing pulses for video signals.

FEATURES

- Switchable between 270000 pixels CCD and 320000 pixels CCD
- Switchable between NTSC (EIA) and PAL (CCIR) systems
- Built-in EE (Electronic Exposure) control (1/60 to 1/100 000 s for NTSC; 1/50 to 1/100 000 s for PAL)
- Internal electronic shutter : Shutter speed is selectable from 1/60 (PAL : 1 /50), 1 /250, 1 /500, 1/1 000, 1/2 000, 1/4 000 and 1/10 000 s, in addition to this, plus 1/100 s(PAL : 1/120 s) in Flicker-less mode using parallel code
- Switchable between Electronic Shutter mode and EE Control mode
- Switchable between normal and mirror image
- No-interlace mode is possible
- External synchronization is possible
- Included phase comparator circuit
- Single +5 V power supply
- Package : 72-pin QFP(QFP072-P-101 O)


3 CCD PERIPHERALS

PIN CONNECTIONS



"In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that occur in equipment using any of SHARP's devices, shown in catalogs, data books, etc. Contact WARP in order to obtain the latest version of the device specification sheets before using any WARP's device."

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to + 7.0	v
Input voltage	V _I	-0.3 to V _{CC} + 0.3	v
Output voltage	V _O	-0.3 to V _{CC} + 0.3	v
Operation temperature	T _{opr}	-20 to +70	°C
Storage temperature	T _{stg}	-55 to +150	'c

DC CHARACTERISTICS










(V_{CC} = +5 v * 10%, T_a = -20 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input Low voltage	V _{IL}				1.5	v	1
Input High voltage	V _{IH}		3.5			v	
Input Low voltage	V _{T+}				3.7	v	2
Input High voltage	V _{T-}		1.0			v	
Hysteresis voltage	V _{T+} - V _{T-}		0.4			v	
Input Low current	I _{IL1}	V _I = 0 v			1.0	μA	3
	I _{IL2}	V _I = 0 v	8.0		60	μA	4
Input High current	I _{IH1}	V _I = V _{CC}			1.0	μA	5
	I _{IH2}	V _I = V _{CC}	8.0		60	μA	6
Output High voltage	V _{OH1}	I _{OH} = -2 mA	4.0			v	7
Output Low voltage	V _{OL1}	I _{OL} = 4 mA			0.4	v	
Output High voltage	v _{OH2}	I _{OH} = -3 mA	4.0			v	8
Output Low voltage	V _{OL2}	I _{OL} = 4 mA			0.4	v	
Output High voltage	V _{OH3}	I _{OH} = -6 mA	4.0			v	9
Output Low voltage	V _{OL3}	I _{OL} = 8 mA			0.4	v	
Output High voltage	V _{OH4}	I _{OH} = -9 mA	4.0			v	10
Output Low voltage	V _{OL4}	I _{OL} = 12 mA			0.4	v	
Output High voltage	V _{OH5}	I _{OH} = -9 mA	4.0			v	11
Output Low voltage	v _{OL5}	I _{OL} = 18 mA			0.4	v	
Output High voltage	V _{OH6}	I _{OH} = -6 mA	4.0			v	12
Output Low voltage	V _{OL6}	I _{OL} = 12 mA			0.4	v	
Leak output current	I _{oz}	High-Z			1.0	μA	













NOTES :



1. Applied to inputs (IC, ICD, ICU).
2. Applied to inputs (ICSU).
3. Applied to inputs (IC, ICD).
4. Applied to inputs (ICU, ICSU).
5. Applied to inputs (IC, ICU, ICSU).
6. Applied to input (ICD).
7. Applied to outputs (O, ORI, OSC).
(Output {OSC} measures on conditions that input {IBFO} level is 0 V or V_{CC}.)
8. Applied to output (ORA).
9. Applied to output (ORB).
10. Applied to output (ORC).
11. Applied to output (ORD).
12. Applied to tri-state output (TO).

PIN FUNCTION

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION
1	FCK	OR1		Clock output for delay line	A pulse for clock of CCD delay line, The frequency of the signal is 1/2 the frequency of the OSC1.
2	TST1	ICD	—	Test terminal 1	A test pin. Set open or to L level in the Normal mode.
3	RWO	oRA		Width of FR control output	A pulse to control pulse width of FR (pin 6). Connect to RWI (pin 4) pin through CR delay circuit,
4	RWI	IC	—	Width of FR control input	An input pin to control pulse width of FR. Trailing edge of FR is defined by rising edge of input pulse.
5	TST2	ICD	—	Test terminal 2	A test pin. Set open or to L level in the Normal mode.
6	FR	ORC		Reset pulse	A reset pulse for CCD, Connect to ϕ_R of CCD through the DC offset circuit.
7	FH _{1B}	ORB		Horizontal transfer pulse 1 B	A horizontal transfer pulse for mirror CCD. Connect to ϕ_{H1B} of CCD.
8	FH ₁	ORD		Horizontal transfer pulse 1	A horizontal transfer pulse for CCD. Connect to ϕ_{H1} of CCD.
9	GND	—	—	Ground	A grounding pin.
10	Vcc	—	—	Power supply	Supply +5 V power.
11	FH ₂	ORD		Horizontal transfer pulse 2	A horizontal transfer pulse for CCD. Connect to ϕ_{H2} of CCD.
12	MIR	ICU	—	Mirror mode select	An input pin to select Mirror mode or Normal mode. L level : Normal Drive mode H level or open : Mirror Drive mode
13	FH _{2B}	ORB		Horizontal transfer pulse 2B	A horizontal transfer pulse for mirror CCD. Connect to ϕ_{H2B} of CCD.
14	TST3	ICD	—	Test terminal 3	A test pin. Set open or to L level in the Normal mode.
15	TST4	ICD	—	Test terminal 4	
16	SPI	IC	—	Timing of SP ₁ , SP ₂ control input	An input pin to control pulse timing of SPI, SP ₂ .
17	SPO	ORA		Timing of SP ₁ , SP ₂ control output	A pulse to control pulse timing of SP ₁ , SP ₂ . Connect to SPI (pin 16) pin through the CR delay circuit.
18	TST5	ICD	—	Test terminal 5	A test pin. Set open or to L level in the Normal mode.
19	SESL	Icu	—	SPO control input	An input pin to switch phase of SPO. H level or open : The pulse is delayed by 52 ns from RWO. L level : The pulse is nearly RWO pulse.
20	FCDS	ORB	n	CDS pulse 1	A pulse to clamp the feed-through level from CCD.
21	FS	ORB		CDS pulse 2	A pulse to sample-hold the signal from CCD.

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION															
22	SP1	ORB	n	Color sampling pulse 1	A pulse to output the sampling for color demodulation based upon the output signal of CCD.															
23	SP2	ORB		Color sampling pulse 2	A pulse to output the sampling for color demodulation based upon the output signal of CCD.															
24	SELI	ICU	–	External Synchronization mode select 1	Select External Synchronization mode. <table border="1"> <thead> <tr> <th>SEL1</th> <th>SEL2</th> <th>Mode description</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>Internal Synchronization mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>External Synchronization mode 1 : VD or line RPI input : external VD (negative) or line</td> </tr> <tr> <td>L</td> <td>H</td> <td>External Synchronization mode 2 : Composite Synchronization mode VRI input : VSYNC (negative) RPI input : CSYNC (negative)</td> </tr> <tr> <td>H</td> <td>H</td> <td>External Synchronization mode 3 : HD and VD Synchronization VRI input : external VD (negative) RPI input : external HD (negative)</td> </tr> </tbody> </table>	SEL1	SEL2	Mode description	L	L	Internal Synchronization mode	H	L	External Synchronization mode 1 : VD or line RPI input : external VD (negative) or line	L	H	External Synchronization mode 2 : Composite Synchronization mode VRI input : VSYNC (negative) RPI input : CSYNC (negative)	H	H	External Synchronization mode 3 : HD and VD Synchronization VRI input : external VD (negative) RPI input : external HD (negative)
SEL1	SEL2	Mode description																		
L	L	Internal Synchronization mode																		
H	L	External Synchronization mode 1 : VD or line RPI input : external VD (negative) or line																		
L	H	External Synchronization mode 2 : Composite Synchronization mode VRI input : VSYNC (negative) RPI input : CSYNC (negative)																		
H	H	External Synchronization mode 3 : HD and VD Synchronization VRI input : external VD (negative) RPI input : external HD (negative)																		
25	SEL2	ICU	–	External Synchronization mode select 2																
26	SLCT	ICU	–	CCD select input	An input pin to select sensor type. <table border="1"> <thead> <tr> <th>SLCT</th> <th>L</th> <th>H or open</th> </tr> </thead> <tbody> <tr> <td>CCD</td> <td>Type A</td> <td>Type B</td> </tr> </tbody> </table> Type A : LZ2313A9/LZ2323A9, LZ23132/LZ23232 Type B : LZ2313B5/LZ2323B5, LZ2313H5/LZ2323H5	SLCT	L	H or open	CCD	Type A	Type B									
SLCT	L	H or open																		
CCD	Type A	Type B																		
27	Vcc	–	–	Power supply	Supply +5 V power.															
28	GND	–	–	Ground	A grounding pin,															
29	V1x	o		Vertical transfer pulse 1	A vertical transfer pulse for CCD. To be connected to the 1 AX pin of vertical driver LSI.															
30	V2X	o		Vertical transfer pulse 2	A vertical transfer pulse for CCD. To be connected to the 2AX pin of vertical driver LSI.															
31	V3X	o		Vertical transfer pulse 3	A vertical transfer pulse for CCD. To be connected to the 3AX pin of vertical driver LSI.															
32	V4X	o		Vertical transfer pulse 4	A vertical transfer pulse for CCD. To be connected to the 4AX pin of vertical driver LSI.															
33	VH1x	o		Read out pulse	A pulse that transfers the charge of the photodiode to the vertical shift register. Connected to the 1 BX pin of the vertical driver LSI.															
34	VH3X	o		Read out pulse	A pulse that transfers the charge of the photodiode to the vertical shift register. Connected to the 3BX pin of the vertical driver LSI.															
35	OFDX	o	u	OFD pulse output	A pulse that sweeps the charge of the photodiode for electrical shutter. Connect to OFD of CCD through the invert, level shift and DC offset circuit. It is held at H level in Normal mode,															

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION						
36	HD	o		Horizontal drive pulse	The pulse OCCURS at the start of lines.						
37	VD	o		Vertical drive pulse	The pulse recurs at the start of every field,						
38	CBLK	o		Composite blanking pulse	Composite blanking pulse.						
39	PBLK	o		Pre-blanking pulse	Equivalent to CBLK (pin 8) pulse except for shorter pulse width with cut-off falling edge.						
40	CSYN	o		Composite synchronizing pulse	Composite synchronous signal output pin.						
41	BCP	o		Optical black clamp pulse	A pulse to clamp the optical black signal. This pulse stays low during the absence of effective pixels within the vertical blanking.						
42	CP	o		Clamp pulse	CP is the same as BCP (pin 41) except that CP is delayed by 700 ns from BCP.						
43	ENCP	o	n	Encoder DC clamp pulse	A clamp pulse that is used for recovering DC level. The repetition is horizontal frequency.						
44	BF	o		Burst flag	A pulse to define burst period.						
45	V _{CC}	–	–	Power supply	Supply +5 V power.						
46	GND	–	–	Ground	A grounding pin.						
47	TST ₆	ICD	–	Test terminal 6	A test pin. Set open or to L level in the Normal mode.						
48	HBLK	o		Horizontal blanking pulse	A pulse that corresponded to the cease period of the horizontal transfer pulse.						
49	LSW	o		Line switch	The signal switches between H and L at every line in PAL mode. It is set at Low level at the 1st line of the 1st field.						
50	CFMO	o		Color frame output	A pulse to control color frame. Occurs at every 4 fields in NTSC mode. Occurs at every 8 fields in PAL mode.						
51	HG	o		Line index pulse	The pulse is used in color separator. The signal switches between H and L at every line. Its reset point is changed by SLCT (pin 26). For details, see "NOTE 1".						
52	CLSE	ICD	–	Color sampling pulse control input	<p>An input pin to control SPI, SP2 pulse correspond to color separator in signal processor.</p> <table border="1"> <tbody> <tr> <td>CLSE input</td> <td>Output to sample hold at color separator.</td> </tr> <tr> <td>L level or open</td> <td>SPI : Output contain Ye signal. SP2 : Output contain Cy signal.</td> </tr> <tr> <td>HG pulse</td> <td>SP1 : Output contain Mg signal. SP2 : Output contain G signal.</td> </tr> </tbody> </table>	CLSE input	Output to sample hold at color separator.	L level or open	SPI : Output contain Ye signal. SP2 : Output contain Cy signal.	HG pulse	SP1 : Output contain Mg signal. SP2 : Output contain G signal.
CLSE input	Output to sample hold at color separator.										
L level or open	SPI : Output contain Ye signal. SP2 : Output contain Cy signal.										
HG pulse	SP1 : Output contain Mg signal. SP2 : Output contain G signal.										

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION															
53	FI	o		Field index	The pulse is used for detecting field. At NTSC mode : ODD field; LOW EVEN field; HIGH At PAL mode : 1st and 3rd fields; LOW 2nd and 4th fields; HIGH															
54	WIND	o		Wind pulse	A pulse for wind pulse. When connected to EEST (Pin 55), the operation of Electronic Exposure can be stopped at the upper side of monitor.															
55	EEST	ICU	—	Electronic Exposure control 1	An input pin to control Electronic Exposure, with using EEUD (pin 56) and EENR (pin 57). L level : Electronic Exposure is stopped. H level or open : Electronic Exposure is operated.															
56	EEUD	IC	—	Electronic Exposure control 2	Input pins to control Electronic Exposure. <table border="1" data-bbox="696 579 1154 719"> <thead> <tr> <th>EEUD</th> <th>EENR</th> <th>Shutter speed control</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>up</td> </tr> <tr> <td>H</td> <td>H</td> <td>stop</td> </tr> <tr> <td>L</td> <td>H</td> <td>down</td> </tr> </tbody> </table>	EEUD	EENR	Shutter speed control	H	L	up	H	H	stop	L	H	down			
EEUD	EENR	Shutter speed control																		
H	L	up																		
H	H	stop																		
L	H	down																		
57	EENR	IC	—	Electronic Exposure control 3																
58	SMD1	Icu	—	Shutter control 1	Input pins to set up fixed shutter speed or to control Electronic Exposure mode. For details, see "NOTES 2, 3"															
59	SMD2	Icu	—	Shutter control 2																
60	SMD3	ICU	—	Shutter control 3																
61	SMD4	ICU	—	Shutter control 4																
62	VRI	ICSU	—	Vertical reset input	An input pin for resetting internal Vertical counter. For inputs of SEL1 (pin 24) and SEL2 (pin 25), input pulse and the point of resetting is changed. <table border="1" data-bbox="696 959 1154 1098"> <thead> <tr> <th>SEL1</th> <th>SEL2</th> <th>VRI input</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>L</td> <td>—</td> </tr> <tr> <td>L</td> <td>H</td> <td>External VSYNC (negative)</td> </tr> <tr> <td>H</td> <td>H</td> <td>External VD (negative)</td> </tr> </tbody> </table>	SEL1	SEL2	VRI input	X	L	—	L	H	External VSYNC (negative)	H	H	External VD (negative)			
SEL1	SEL2	VRI input																		
X	L	—																		
L	H	External VSYNC (negative)																		
H	H	External VD (negative)																		
63	Vcc	—	—	Power supply	Supply +5 V power.															
64	GND	—	—	Ground	A grounding pin.															
65	ALCX	Icu	—	All clear input	An input pin for resetting all internal circuit at power on.															
66	RPI	Icu	—	Horizontal comparison input	An input pin for the reference signal to the phase comparator, at External Synchronization mode. For inputs SEL1 (pin 24) and SEL2 (pin 25), input pulse is changed. <table border="1" data-bbox="696 1362 1154 1569"> <thead> <tr> <th>SEL1</th> <th>SEL2</th> <th>RPI input</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>—</td> </tr> <tr> <td>H</td> <td>L</td> <td>External VD (negative) or line</td> </tr> <tr> <td>L</td> <td>H</td> <td>External CSYNC (negative)</td> </tr> <tr> <td>H</td> <td>H</td> <td>External HD (negative)</td> </tr> </tbody> </table>	SEL1	SEL2	RPI input	L	L	—	H	L	External VD (negative) or line	L	H	External CSYNC (negative)	H	H	External HD (negative)
SEL1	SEL2	RPI input																		
L	L	—																		
H	L	External VD (negative) or line																		
L	H	External CSYNC (negative)																		
H	H	External HD (negative)																		

PIN NO.	SYMBOL	I/O	POLARITY	PIN NAME	FUNCTION
67	EOO	TO	—	Phase comparator output	At External Synchronization mode, phase comparator output for input signal RPI (pin 66) and internal comparison signal. When RPI is advanced, output is High level. When RPI is delayed, output is Low level. When phases are equal, the terminal impedance is High.
68	TVMD	ICU	—	TV mode select	An input pin to select TV standards. L level : NTSC, EIA mode H level or open : PAL, CCIR mode
69	OSCI	IBF0	—	Clock input	An input pin for reference clock oscillation. The frequencies are as follows : At NTSC mode : 1212 fH At PAL mode : 1236 fH (fH = Horizontal frequency)
70	Osc	Osc	—	Clock output	An output pin for reference clock oscillation. The output is the inverse OSCI (pin 69).
71	TST7	ICD	—	Test terminal 7	A test pin. Set open or to L level in the Normal mode.
72	NINT	ICD	—	Non-interlace select	An input pin to select Non-interlace mode. L level or open : Interlace mode H level : Non-interlace mode

IC : Input pin (CMOS level)
 ICU : Input pin (CMOS level with pull-up resistor).
 Icsu : Input pin (CMOS schmitt-trigger level with pull-up resistor)
 ICD : Input pin (CMOS level with pull-down resistor).
 O, OR1, ORA, : Output pin.
 ORB, ORC, ORD
 TO : Output pin (tri-state output).
 IBF0 : Input pin for oscillation.
 Osc : Output pin for oscillation.

NOTE :

1. Timing of HG (Line index pulse)

MIR (pin 12)	X	X	X	X
SLCT (pin 26)	L	L	H	H
TVMD (pin 68)	L	H	L	H
Reset line	11 H	7 H	273 H	319 H
Reset level	L	L	H	H

2. Fixed Shutter mode

SMD₁ (Pin 58)= Low level

SMD2 (Pin 59)	SMD3 (Pin 60)	SMD4 (Pin 61)	SHUTTER SPEED (s)	
			NTSC	PAL
L	L	L	About 1 /60	About 1/W
H	L	L	About 1/1 00	About 1 /120
H	L	H	About 1/2 000	
L	H	H	About 1/5 000	
H	H	H	About 1/12 000	

3. EE Control mode

SMD₁ (Pin 58)= High level

EEUD EENR

L Shutter speed up

H

Control stopped

H

L Shutter speed down

- When EENR and EEUD are H level, control is stopped.
- When either EENR or EEUD is L level, control is resumed
- The shutter speeds changes in the table below.

SMD ₂ (Pin 59)	SMD ₃ (Pin 60)	SMD ₄ (Pin 61)	SHUTTER SPEED (s)
H	1	- 1 - 1	Max. shutter speed : 1/100 000 s
L	1	- 1 - 1	Max. shutter speed : 1/39 000 s
-	H	-	Start shutter speed : 1/1 00 000 s
-	L	-	Start shutter speed : 1/2000 s


Shutter speed changes at Electronic Exposure Control mode.

NTSC			PAL		
NO.	CHARGE TIME	SHUTTER SPEED	NO.	CHARGE TIME	SHUTTER SPEED
1	252 H + α	1/62 s	1	302 H + β	1/52 s
	(by 10 H step)			(by 10 H step)	
19	72 H + α	1/217 s	24	72 H + β	1/216 s
	(by 4 H step)			(by 4 H step)	
30	28 H + α	1/555 s	35	28 H + β	1/551 s
	(by 2 H step)			(by 2 H step)	
37	14 H + α	1/1096 s	42	14 H + β	1/1069 s
	(by 1 H step)			(by 1 H step)	
44	7 H + α	1/2138 s	49	7 H + β	1/2125 s
	1(by 0.5 H step)			(by 0.5 H step)	
50	4 H + α	1/3 609 s	55	4 H + β	1/3 590 s
	(by 0.25 H step)			(by 0.25 H step)	
62	1 H + α	1/12287 S	67	1 H + β	1/12254 S
	(by 0.125 H step)			(by 0.125 H step)	
70	0.280 H	1/56 088 s	75	0.275 H	1/56 801 S
71	0.155 H	1/101 436 S	76	0.152 H	1/102 726 S


 $\alpha = 0.360 H$ $\beta = 0.353 H$

**TIMING DIAGRAM
(ODD FIELD)**

SYNCHRONIZING VERTICAL PULSE < NTSC >




(EVEN FIELD)




(1St, 3rd FIELD)


SYNCHRONIZING VERTICAL PULSE < PAL >



(2nd, 4th FIELD)




SYNCHRONIZING VERTICAL PULSE



SYNCHRONIZING HORIZONTAL PULSE < NTSC >

Unit : μ s





CCD PERIPHERALS



HORIZONTAL PULSE FOR DRIVING CCD < NTSC >
< TYPE-A, MIRROR MODE >

1 clock=52.4 ns




* At SESL=L : When SESL=H, SP₁ and SP₂ is delayed about 52 ns.

3 CCD PERIPHERALS

HORIZONTAL PULSE FOR DRIVING CCD < NTSC >
< TYPE-B, MIRROR MODE >

1 clock=52.4 ns





* At SESL=L : When SESL=H, SP₁ and SP₂ is delayed about 52 ns.

3 CCD PERIPHERALS

HORIZONTAL PULSE FOR DRIVING CCD < PAL >
< TYPE-A, MIRROR MODE >

1 clock=51.8 ns





* At SESL=L : When SESL=H, SPI and SP₂ is delayed about 52 ns.

3 CCD PERIPHERALS

HORIZONTAL PULSE FOR DRIVING CCD < PAL >
< TYPE-B, NORMAL MODE >



1 clock=51.8 ns



* At SESL=L : When SESL=H, SPI and SP₂ is delayed about 52 ns.

HORIZONTAL PULSE FOR DRIVING CCD < PAL >
< TYPE-B, MIRROR MODE >

1 clock = 51.8 ns




* At SESL=L : When SESL=H, SPI and SP2 is delayed about 52 ns.


READ OUT PULSE < TYPE-A AND -B, NORMAL MODE >

The number : OSCI clock pulse, 1 clock=52.4 ns (51.8 ns), () : PAL

(ODD (1st, 3rd) FIELD)




(EVEN (2nd, 4th) FIELD)




READ OUT PULSE < TYPE-A, MIRROR MODE >

The number : OSCI clock pulse, 1 clock=52.4 ns (51.8 ns), () : PAL

(ODD (1st, 3rd) FIELD)




(EVEN (2nd, 4th) FIELD)




READ OUT PULSE < TYPE-B, MIRROR MODE >

The number : OSCI clock pulse, 1 clock=52.4 ns (51.8 ns), () : PAL

(ODD (1st, 3rd) FIELD)



(EVEN (2nd, 4th) FIELD)



SHUTTER PULSE < TYPE-A AND -B, NORMAL MODE >

The number : OSCI clock pulse, 1 clock=52.4 ns (51.8 ns), () : PAL



. Fixed Shutter mode and E/E Control mcrde except 10(12) H to 18(20) H and 272(324) H to 280(332) H
 OFDX 124 144

. 10(12) H to 12(14) H and 272(324) H to 274(328) H at EE mode
 OFDX 124 144 732 752


. 13(1 5) H to 1 5(17) H and 275(327) H to 277(329) H at EE mode
 OFDX 124 144 42s 446 732 752 1036 1056

. 16(1 8) H and 278(330) H at EE mode
 OFDX 124 144 276 296 4 2 s 4 4 s 580 600 732 752 884 904 1036 1056 116s 1206

. 17(19) H and 279(331) H at EE mode
 OFDX 124 144 276 296


SHUTTER PULSE < TYPE-A, MIRROR MODE >

The number : OSCl clock pulse, 1 clock =52.4 ns (51.8 ns), () : PAL




SHUTTER PULSE < TYPE-B, MIRROR MODE >

The number : OSCl clock pulse, 1 clock =52.4 ns (51.8 ns), () : PAL




COLOR SEPARATE PULSE < TYPE-A (SLCT=L) >



The SP₁ and SP₂ pulse is delayed about 52 ns at SESL=H.


COLC SEPARATE PULSE < TYPE-B (SLCT=H)>




SESL=L

(NORMAL MODE)


CLSE(=Low)



CLSE(=HG)




CLSE(=HG)




(MIRROR MODE)


CLSE(=Low)



CLSE(=HG)



CLSE(=HG)



The SP₁ and SP₂ pulse is delayed about 52 ns at SESL=H

NON-INTERLACE MODE

VERTICAL PULSE FOR DRIVING CCD < PAL >

